zhoujie
082ea96e88
- 新增TIM2定时器配置，用于1ms周期的ADC数据处理中断 - 将主循环中的ADC数据处理逻辑移至定时器中断回调函数中 - 新增ProcessAdcData函数，封装完整的ADC数据处理流程 - 优化数据缓冲区大小，从2增加到64，提升数据处理能力 - 调整DMA中断优先级，优化系统实时性 🔧 chore(config): 更新STM32CubeMX项目配置 - 在IOC配置文件中添加TIM2定时器配置 - 更新NVIC中断优先级配置 - 调整DMA中断优先级设置 - 更新项目初始化函数调用顺序 📦 build(storage): 优化数据存储缓冲区配置 - 将数据存储缓冲区大小从1024字节增加到32768字节 - 提升数据写入效率，减少文件系统操作频率
72 lines
2.2 KiB
C
72 lines
2.2 KiB
C
/* USER CODE BEGIN Header */
|
|
/**
|
|
******************************************************************************
|
|
* @file dma.c
|
|
* @brief This file provides code for the configuration
|
|
* of all the requested memory to memory DMA transfers.
|
|
******************************************************************************
|
|
* @attention
|
|
*
|
|
* Copyright (c) 2026 STMicroelectronics.
|
|
* All rights reserved.
|
|
*
|
|
* This software is licensed under terms that can be found in the LICENSE file
|
|
* in the root directory of this software component.
|
|
* If no LICENSE file comes with this software, it is provided AS-IS.
|
|
*
|
|
******************************************************************************
|
|
*/
|
|
/* USER CODE END Header */
|
|
|
|
/* Includes ------------------------------------------------------------------*/
|
|
#include "dma.h"
|
|
|
|
/* USER CODE BEGIN 0 */
|
|
|
|
/* USER CODE END 0 */
|
|
|
|
/*----------------------------------------------------------------------------*/
|
|
/* Configure DMA */
|
|
/*----------------------------------------------------------------------------*/
|
|
|
|
/* USER CODE BEGIN 1 */
|
|
|
|
/* USER CODE END 1 */
|
|
|
|
/**
|
|
* Enable DMA controller clock
|
|
*/
|
|
void MX_DMA_Init(void)
|
|
{
|
|
|
|
/* DMA controller clock enable */
|
|
__HAL_RCC_DMA2_CLK_ENABLE();
|
|
__HAL_RCC_DMA1_CLK_ENABLE();
|
|
|
|
/* DMA interrupt init */
|
|
/* DMA1_Stream0_IRQn interrupt configuration */
|
|
HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
|
|
HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
|
|
/* DMA1_Stream3_IRQn interrupt configuration */
|
|
HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
|
|
HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
|
|
/* DMA2_Stream0_IRQn interrupt configuration */
|
|
HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
|
|
HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
|
|
/* DMA2_Stream3_IRQn interrupt configuration */
|
|
HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 10, 0);
|
|
HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
|
|
/* DMA2_Stream6_IRQn interrupt configuration */
|
|
HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 10, 0);
|
|
HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
|
|
/* DMA2_Stream7_IRQn interrupt configuration */
|
|
HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 12, 0);
|
|
HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
|
|
|
|
}
|
|
|
|
/* USER CODE BEGIN 2 */
|
|
|
|
/* USER CODE END 2 */
|
|
|